Low cost fault-tolerant routing algorithm for Networks-on-Chip
Liu, J, Harkin, J, Li, Y and Maguire, L 2015, 'Low cost fault-tolerant routing algorithm for Networks-on-Chip' , Microprocessors and Microsystems, 39 (6) , pp. 358-372.
- Accepted Version
Restricted to Repository staff only until August 2017.
Download (902kB) | Request a copy
A novel adaptive routing algorithm - Efficient Dynamic Adaptive Routing (EDAR) is proposed to provide a fault-tolerant capability for Networks-on-Chip (NoC) via an efficient routing path selection mechanism. It is based on a weighted path selection strategy, which exploits the status of real-time NoC traffic made available via monitor modules. The key performance goal is to maintain throughput under congested and faulty conditions via effective routing path decisions. In the proposed EDAR, port weights are calculated in real-time according to the channel status – Idle/Busy/Congested/Faulty, and the port with the lowest weighting is ranked as the near-optimal route to forward packets. This mechanism enables the router to bypass congested ports and tolerate faulty ports. To assess the latency and throughput of the proposed routing algorithm, several traffic patterns for both fault-free and faulty NoCs were evaluated. Results show that EDAR can achieve higher throughput compared to other state of the art routing algorithms under various traffic patterns and levels of injected faults. In addition, the hardware area overhead for EDAR is demonstrated to have a reasonably low cost which maintains scalability for large NoC implementations.
|Schools:||Schools > School of Computing, Science and Engineering|
|Journal or Publication Title:||Microprocessors and Microsystems|
|Funders:||University of Ulster’s Vice-Chancellor’s Research Scholarship (VCRS) and the Vice-Chancellor’s Student Fund|
|Depositing User:||Yuhua Li|
|Date Deposited:||07 Jul 2015 16:32|
|Last Modified:||05 Apr 2016 19:30|
Actions (login required)
|Edit record (repository staff only)|